################################################################################

# This XDC is used only for OOC mode of synthesis, implementation
# This constraints file contains default clock frequencies to be used during
# out-of-context flows such as OOC Synthesis and Hierarchical Designs.
# This constraints file is not used in normal top-down synthesis (default flow
# of Vivado)
################################################################################
create_clock -name clk_axi_s0 -period 6.250 [get_ports clk_axi_s0]
create_clock -name clk_axi_m0 -period 5 [get_ports clk_axi_m0]
create_clock -name clk_axi_m1 -period 5 [get_ports clk_axi_m1]
create_clock -name clk_axi_m2 -period 10 [get_ports clk_axi_m2]

################################################################################